

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/928,975	08/13/2001	Scott Brad Herner	10519-57 7752	
7590 05/04/2004		EXAMINER		
William A. W	***	MAGEE, THOMAS J		
BRINKS HOF P.O. BOX 103	ER GILSON & LIONE 95	ART UNIT	PAPER NUMBER	
CHICAGO, II	60611	2811		
		DATE MAILED: 05/04/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	Application No.		Applicant(s)			
Office Action Summary		09/928,975	;	HERNER ET AL.				
		Examiner		Art Unit				
		Thomas J.	Magee	2811				
Period fo	The MAILING DATE of this communication ap or Reply	opears on the	cover sheet with the c	orrespondence ad	ldress			
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLEMALLING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a replement of the provision of the period for reply is specified above, the maximum statutory period into the period for reply will, by statuting the provision of the period for reply will, by statuting the period for reply will.	.136(a). In no even ply within the statut d will apply and will tte, cause the applic	it, however, may a reply be timory minimum of thirty (30) days expire SIX (6) MONTHS from atton to become ABANDONEI	nely filed s will be considered time the mailing date of this c D (35 U.S.C. § 133).				
Status								
1)	Responsive to communication(s) filed on 21.	January 2004						
2a)□	This action is FINAL . 2b)⊠ This action is non-final.							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□	· <u> </u>							
Applicat	ion Papers							
9)□	The specification is objected to by the Examin	ner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.								
•	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority (ınder 35 U.S.C. § 119							
a)l	Acknowledgment is made of a claim for foreig All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority document application from the International Bureasee the attached detailed Office action for a lis	nts have been nts have been ority documer au (PCT Rule	received. received in Applications have been received 17.2(a)).	on No ed in this National	Stage			
Attachmen 1) Notice	e of References Cited (PTO-892)		4) Interview Summary					
2) Notice No	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	-,	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:		O-152)			

Application/Control Number: 09/928,975

Art Unit: 2811

Page 2

DETAILED ACTION

Reopening of Prosecution

1. In view of the Appeal Brief filed on January 21, 2004, PROSECUTION IS HEREBY RE-OPENED. New grounds of rejection are set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
 - (2) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

Claim Commentary

- 2. Claims 1 4, and 7 contain limitations related to a product produced by process. "The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior art was made by a different process." *In re Thorpe*, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985). MPEP 2113.
- 3. In Claim 1, the limitations,

"a second semiconductor region overlying the first semiconductor region, said

Application/Control Number: 09/928,975

Art Unit: 2811

semiconductor region comprising silicon and characterized by a dopant concentration less than $1 \times 10^{\circ}(19)/cm(3)$ and a thickness, t1"

"a layer comprising titanium directly overlying the second semiconductor region, said layer characterized by a line width no greater than 0.3 μ and a thickness t2, wherein t1 > 1.2 t2,"

"t1/t2 being sufficiently small that, when the layer is reacted with the second semiconductor region to form titanium disilicide, the titanium disilicide is in ohmic contact with the first semiconductor region,"

"t1/t2 being sufficiently large that, when the layer is reacted with the second semiconductor region to form titanium disilicide,"

have not been given patentable weight.

- 4. Limitations of Claims 2 4 have not been given patentable weight.
- 5. In Claim 7, the limitation, "wherein the set of titanium silicide conductors is formed, in part, by a second semiconductor region overlying the first semiconductor region, said second semiconductor region comprising silicon and characterized by a dopant concentration less than $1 \times 10^{\circ}(18)/cm(3)$," has not been given patentable weight.
- 6. All of the limitations listed refer to the state of an intermediate product, and not to the final state of the product, since the elements are not found in the final product.

Application/Control Number: 09/928,975 Page 4

Art Unit: 2811

Claim Rejections - 35 U.S.C. 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office Action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1 7 are rejected under 35 U.S.C. 103(a) over Hu et al. (US2002/0045342 A1) in view of Spinelli et al. ("An improved Formula for the Determination of the Polysilicon Doping," IEEE Electron Device Letters, Vol. 22, No. 6, (June, 2001), pp.281 283) and Nakayama et al. ("Excellent Process Control Technology for Highly Manufacturable and High Performance 0.18um CMOS LSIs," Digest of Tech. Papers, Symp. on VLSI Technology (1998), pp. 146 147).
- 8. Regarding Claims 1 4, Hu et al. disclose a semiconductor structure comprising a doped first silicon layer (314) (Figure 3H) and a titanium silicide layer (332), wherein the final product is the titanium silicide layer.

Hu et al. do not explicitly disclose the doping concentration of the first semiconductor region, but typical doping of silicon over gate oxides is greater than 10^(19)/cm(3). (See for example, Spinelli et al., page 282, Figure 2). It would have been obvious to one of

Art Unit: 2811

ordinary skill in the art at the time of the invention to combine Spinelli et al. and Hu et al. to provide doping (> 10^(19)/cm(3)) for stable gate oxide interface electrical properties (p.3, para. [0029]).

Further, Hu et al. do not disclose the sheet resistance after forming the titanium silicide. Nakayama et al. disclose (Figure 5) for structures of width less than or equal to 0.25um, titanium silicide conductor sheet resistances below 2.0 ohms/square. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the procedures of Nakayama et al. with Hu et al. and Spinelli et al. to obtain structures of low sheet resistance, reducing switching time.

- 9. Regarding Claim 5, Hu et al. do not disclose doped first silicon layers of concentration greater than 10⁽²⁰⁾/cm(3). As discussed earlier, this range of doping is routine in the art for gate structures (Spinelli et al. Figure 2, and p. 283). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Spinelli et al. with Hu et al. and Nakayama et al. to improve switching.
- 10. Regarding Claim 6, Hu et al. disclose that the semiconductor region is a "doped" layer (para. [0056], p.6) and it would have been obvious to one of ordinary skill in the art at the time of the invention to utilize boron doping (p. 2, para. [0023] through top lines, p.3 left side)) to provide good interfacial properties adjacent to a gate oxide layer.

Art Unit: 2811

10. Regarding Claim 7, Hu et al. disclose a semiconductor structure comprising a doped silicon layer (314) (Figure 3C) with titanium silicide conductors (332) of width no greater than 0.3um (para. [0034], p. 3) on the first semiconductor region. Hu et al. do not disclose sheet resistances less than 3 ohms/square on the silicide conductors. Nakayama et al. disclose (Figure 5) for structures of width less than or equal to 0.25um, titanium silicide conductor sheet resistances below 2.0 ohms/square. It would have been obvious to one of ordinary skill in the art at the

Spinelli et al. to obtain structures of low sheet resistance, reducing switching time.

Further, Hu et al. do not disclose doped silicon layers of concentration greater than 10^(20)/cm(3). As discussed earlier, this range of doping is routine in the art for gate structures (Spinelli et al. Figure 2, and p. 283). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Spinelli et al. with Hu et al. and Nakayama et al. to improve switching.

11. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hu et al. in view of Spinelli et al., and Nakayama et al., as applied to Claims 1 – 7, and further in view of Tsukude et al. ("A 256Mb DRAM," Advance Magazine, Mitsubishi Electric (June, 1996) Vol. 75, pp. 5 – 8).

Hu et al. disclose ([0002] through [0004]) that the structure comprises a memory array With stacked layers in the word line. However, it would be obvious that other circuit ele-

Application/Control Number: 09/928,975

Art Unit: 2811

passive components and interconnections, all of which would be stacked in a vertical 3D

sequence because of limited area. It has been well established in the art (See Tsukude et

al., p. 5) that DRAM devices with a 0.25um design rule effectively utilize a stacked

ments are required to complete an integrated circuit, including bit lines, associated

memory cell architecture. Therefore, it would have been obvious to one of ordinary skill in

the art at the time of the invention to combine Tsukunde et al. with Hu et al. and Spinelli et

al. to produce a complete working device.

Conclusions

12. Any inquiry concerning this communication or earlier communications from the

Examiner should be directed to Thomas Magee, whose telephone number is (571) 272

1658. The Examiner can normally be reached on Monday through Friday from 8:30AM

to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the

examiner's supervisor, **Eddie Lee**, can be reached on (571) 272-1732. The fax

number for the organization where this application or proceeding is assigned is (703)

872-9306.

Thomas Magee April 16, 2004

EDDIE I FF

SUPERV

FYAMINER

Page 7

TECHNOLOGI CENTICH 2800